

# Status and Prospect for MRAM Technology

Dr. Saied Tehrani

Nonvolatile Memory Seminar

Hot Chips Conference

August 22, 2010

Memorial Auditorium

Stanford University

Everspin Technologies, Inc. - © 2010



# Agenda




- **Current status of MRAM products**
- **MRAM features**
- **Current MRAM product operation**
- **Recent advancement in MRAM technology**
- **Prospect for MRAM**

# Everspin Introduction




- **Formed as Everspin in June 2008 – Previously part of Freescale Semiconductor**
- **The leading developer and manufacturer of integrated magnetic products**
  - Industry-first MRAM supplier since June 2006
  - Embedded MRAM systems
  - Integrated magnetic sensors
- **Current MRAM products**
  - Parallel interface products ranging from 256k-16Mb
    - Infinite endurance, >20 year data retention, 35 ns read & write speed
  - Serial interface products ranging from 256kb-1Mb
    - 40 MHz SPI interface, No write delay, infinite endurance

# Everspin MRAM Technology



Cross-sectional view



Circuit

- Simple 1 transistor + 1 MTJ memory cell
- Data stored in magnetic polarization, not charge
- State of bit detected as change in resistance
- Always non-volatile
- Non-destructive read, unlimited endurance
- Leverage CMOS semiconductor ecosystem
- Everspin - “Electron spin is forever”




# Everspin MRAM Advantages




Parameter	Capability
<b>Non-volatile capability</b>	<ul style="list-style-type: none"><li>• Data retention &gt;20 years</li></ul>
<b>Performance</b>	<ul style="list-style-type: none"><li>• Symmetric read/write – 35ns</li></ul>
<b>Endurance</b>	<ul style="list-style-type: none"><li>• Unlimited cycling endurance</li></ul>
<b>CMOS integration</b>	<ul style="list-style-type: none"><li>• Easily integrates in manufacturing back-end</li><li>• Compatible with embedded designs</li><li>• No impact on CMOS device performance</li></ul>
<b>Temperature range, reliability</b>	<ul style="list-style-type: none"><li>• -40°C &lt; T &lt; 150°C operation demonstrated</li><li>• Intrinsic reliability &gt; 20 years lifetime at 125°C</li></ul>
<b>Soft error immunity</b>	<ul style="list-style-type: none"><li>• MRAM cell radiation tolerant</li><li>• Soft error rate from alpha radiation too low to measure (&lt;0.1 FIT/Mb)</li></ul>
<b>Environmentally friendly</b>	<ul style="list-style-type: none"><li>• No battery, RoHS compliant, low power</li></ul>


# Memory System Hierarchy



# Memory Capacity vs. Cycle Time



# Memory Endurance vs. Cycle Time






# Agenda



- Current status of MRAM products
- MRAM features
- **Current MRAM product operation**
- Recent advancement in MRAM technology
- Prospect for MRAM

# MRAM Writes and Reads

## Toggle-MRAM in production



- Cross-point architecture
- Current along bit line and digit line to switch at intersection

- Write Current Flows Down Write Line 1 & 2
- Magnetic Tunnel Junction (MTJ) At Cross-Point Is Polarized
- Polarization State Is Read By Selecting Pass Transistor to Sense Resistance of Specific MTJ

# Toggle MRAM Bit Cell

Tri-layer is called a synthetic antiferromagnet, or SAF


Free Tri - Layer

Tunnel Barrier

Pinned Ferromagnetic

Pinning Layer

Program Line 2




Ferromagnetic layer  
Coupling Layer  
Ferromagnetic layer

Only the orientation of the bottom layer of the free SAF affects the tunneling and therefore the resistance of the bit.


# Free Layer Field Response

## Conventional MRAM *Single Layer*




Aligns with applied field

## Toggle MRAM *Coupled Trilayer*



Rotates perpendicular  
to applied field


# Toggle Write Operation




**Advantages: Eliminates disturb - Large operating window**

# Toggle-Bit Selection


- No  $\frac{1}{2}$ -select bit disturb
- All bits along  $\frac{1}{2}$ -selected current lines have increased energy barrier during programming
- **Single write line can not switch bits**



4Mb, March6N Toggle Map




# MRAM Storage Concept





Free Layer  
Tunnel Barrier  
Fixed Layer

Parallel = Low Resistance




Anti-Parallel = High Resistance

4Mb Measured Resistance Distribution



*NiFe/AlOx/NiFe*

# MRAM: Unlimited Read/Write Endurance




- **MRAM Endurance Tested to 58 Trillion Cycles with No Change in Critical Parameters.**
- **Data from >2800 bits from 900 devices**
- **8 orders of magnitude more cycles than current Flash technology**
- **No known failure modes are seen or expected**




# MRAM bit switching

## Toggle-MRAM in production



- Cross-point architecture
- Current along bit line and digit line to switch at intersection





## ST-MRAM in development



- Current  $I_{DC}$  flows through MTJ and transistor
- Fixed magnet polarizes  $I_{DC}$
- Spin-transfer torque programs free magnet
  - Conservation of angular momentum


# Spin Torque MRAM

Use spin momentum from current to change direction of  $S$ ,  $m$ .



$$\frac{\Delta S}{\Delta t} = \text{Torque}$$

# Low Switching Current




- Demonstration of low write current with 60nm bits
- Energy barrier = 60kT

Measured on 16kb  
CMOS array at  $t_p = 100\text{ns}$

# Large Separation of $V_{sw}$ and $V_{bd}$


## 16kbit integrated CMOS arrays



- Excellent separation  $\approx 20\sigma$ , due in part to  $\sigma_{sw} \approx \sigma_{bd} \approx 4\%$

# Scaling ST-MRAM

- Today: Reduce  $J_c$  for reliability and smaller transistors
- Continued scaling: maintain energy barrier and manage resistance distributions



- ST-MRAM bits scale favorably to available current from transistor
  - Low  $J_c$  for reliability is the bigger issue
- Continued scaling requires innovative magnetic devices and materials
  - Enhanced energy barrier
  - Increased TMR

$I_c$  calculated for  $J_c=2\text{MA}/\text{cm}^2$

# Memory comparison

	<b>Toggle MRAM (180 nm)</b>	<b>Toggle MRAM (65 nm)*</b>	<b>ST MRAM (65 nm)*</b>	<b>FLASH (65 nm)+</b>	<b>DRAM (65 nm)+</b>	<b>SRAM (65 nm)+</b>
<b>cell size (<math>\mu\text{m}^2</math>)</b>	1.25	0.16	<u>0.04<sup>†</sup></u>	<b>0.04</b>	<b>0.03</b>	<b>0.3</b>
<b>Read time (ns)</b>	<b>35</b>	<b>10</b>	<b>10</b>	<b>10 - 50</b>	<b>10</b>	<b>1</b>
<b>Program time</b>	<b>5 ns</b>	<b>5 ns</b>	<b>10 ns</b>	<b>0.1-100 ms</b>	<b>10 ns</b>	<b>1 ns</b>
<b>Program energy/bit</b>	150 pJ	100 pJ	<u>1 pJ</u>	<b>10 nJ</b>	<b>5 pJ Needs refresh</b>	<b>5 pJ</b>
<b>Endurance</b>	<b>&gt; 10<sup>15</sup></b>	<b>&gt; 10<sup>15</sup></b>	<b>&gt;10<sup>15</sup></b>	<b>&gt; 10<sup>15</sup> read, &gt; 10<sup>5</sup> write</b>	<b>&gt; 10<sup>15</sup></b>	<b>&gt; 10<sup>15</sup></b>
<b>Non- volatility</b>	<b>YES</b>	<b>YES</b>	<b>YES</b>	<b>YES</b>	<b>NO</b>	<b>NO</b>

\* 65nm MRAM values are projected

+ These values are from the ITRS roadmap

† This cell size only considers bit area and ignores CMOS limitations

# Summary



- **MRAM is a highly reliable, high-performance, nonvolatile memory ICs, with unlimited endurance**
- **MRAM has the unique characteristics of a working memory while providing non-volatility**
- **Current MRAM product densities ranges from 256kb-16Mb**
- **Continuous advancement in the technology would allow MRAM to drive to higher densities while maintaining its unique characteristics**